ABSTRACT In the design of trustworthy software for real-time embedded systems, the interrupt mechanism plays an important role. Due to the randomness and non-determinism of interrupt handling behaviors, the performance evaluation of embedded software is an important but challenging problem. To solve this problem, we propose a performance model for embedded software based on extended deterministic and stochastic Petri nets (EDSPN), which is a semantic expansion of DSPN that add non-deterministic time transitions. In this manner, the performance model can effectively express interrupt handling behaviors, including random requests, responses according to priority, interrupt nesting, and non-deterministic execution times. In addition, we also provide a performance evaluation method for the EDSPN model based on Markov regenerative theory and demonstrate the analysis process via a specific example. Finally, we analyze the performance of embedded software, taking into account all types of the impact factors of interrupts through experimentation.
I. INTRODUCTION
Real-time embedded systems have been widely applied to many fields worldwide. Particularly for applications in areas that are a matter of life and death, such as flight control, medical devices and vehicle management, the trustworthiness of real-time embedded software is of paramount importance [1] - [4] . The trustworthiness of real-time embedded software can be thought of as having two parts. The first issue is the correctness of input-output behavior, and the second is the performance (such as timeliness) of that behavior.
Verification of input-output behavior has been widely studied. There are now many verification methods [5] - [7] and tools available [8] , [9] . Verification of performance is more difficult because embedded software is not purely sequential. In many real-world applications, the embedded software comprises several tasks that execute concurrently. Programming with interrupts is an extremely common form of concurrency that embedded software can obtain external instructions or sensor data from its physical environment [10] , [11] . Apart from a main function, the embedded software has one or more interrupt service routines (ISRs), which are invoked when their corresponding interrupts are raised. However, the arrival of interrupts is inherently random, which makes it difficult to analyze performance. Moreover, the performance is also impacted by embedded processors, which have different processing speeds and interrupt processing mechanisms, e.g., numbers of interrupt sources or settings of interrupt priority [12] , [13] . Therefore, when analyzing the performance of an embedded system, interrupt behavior and its corresponding settings must be fully considered.
Here are some rules regarding interrupts that need to be considered in good embedded software design. First, in embedded systems, there is a strict priority assignment between various interrupts, and the interrupt scheduler follows priority pre-emptive scheduling, which means that an ISR runs to completion unless a higher priority interrupt preempts it. Second, there is usually a finite lower bound on the inter-arrival time between interrupts, for example, the rate at which a sensor generates samples. This inter-arrival time bound imposes a restriction on how frequently a task can be interrupted. Third, there is a finite upper bound on the execution time of ISRs because long execution times will lead to interrupt processing taking up too much CPU time, thereby increasing the chances of interrupt nesting. In practice, all interrupt behavior related to the above factors will affect the performance of an embedded system.
Although there are some performance evaluation methods for embedded systems, they lack full consideration of the effects of interrupts, e.g., the number of interrupt priorities, the firing frequency of interrupts, and the execution time of ISRs. To solve the above problem, in this paper, we present a novel approach for the problem of performance evaluation of interrupt-driven software that takes consideration of the above factors. In particular, we make the following contributions:
1) We propose a performance model for embedded systems based on Extended Deterministic and Stochastic Petri Nets (EDSPN), which can effectively express interrupt behavior. In the EDSPN model, we use different types of transitions that represent different stages of interrupt processing. For the problem of uncertain execution time of low-priority interrupts caused by interrupt nesting, the concept of non-deterministic time transitions is introduced into the EDSPN model. 2) For the EDSPN model with semantic expansion, we propose a calculation method of upper-bound execution time for non-deterministic time transitions. Then, based on Markov Regenerative Theory (MRT) [14] , [15] , we provide an analysis method for the EDSPN model and demonstrate the analysis process via a specific example. 3) We analyze the internal relationship among the setting methods of interrupt priority, the execution time of ISRs and the trigger frequency of interrupts, as well as their impacts on the performance of embedded software. To our knowledge, our approach is the first performance analysis method for embedded software that considers the interrupt features such as the numbers of interrupt priorities, the firing frequency of interrupts, the execution time of ISRs and the processor performance in a high-level specification. This provides software designers the ability to explore several interrupt design alternatives for the purpose of meeting performance requirements. The rest of the paper is organized as follows. We introduce related works in Section II. The related definitions of the EDSPN model and the modeling method are presented in Section III. Section IV presents the analysis method of the EDSPN model and analyzes a specific example. Section V presents an experimental evaluation via an example of embedded software with four levels of priority. We conclude this paper in Section VI.
II. RELATED WORK
The trustworthiness of real-time embedded systems is determined to a large extent by their performance characteristics, such as response time. The developers of such systems should be able to evaluate and understand the performance effects of various design decisions starting at an early stage and continuing throughout the software lifecycle. Software Performance Engineering (SPE) is an approach introduced by Smith and Williams [16] that proposes the use of quantitative methods and performance models to evaluate the performance effects of different design and implementation alternatives during the development of a system. SPE promotes the integration of performance analysis into the software development process from its earliest lifecycle stages to ensure that the system will meet its performance objectives. Recently, scholars have proposed a variety of methods, such as measure theory and stochastic processes, in the model level of SPE.
Distefano et al. [17] proposed a software performance evaluation method. The software model was first designed with UML, then the dynamic behavior of the UML model was built using the customized performance context model (PCM), and finally the PCM to stochastic Petri nets (SPN) conversion method was utilized. In addition, a prototype tool was designed according to the SPN analysis method, which can evaluate the performance of the software.
Khan and Heegaard [18] proposed a UML-based software performance analysis framework that can be used to model the behavior of the software functions, hardware platforms, and non-functional attributes by adding comments to UML to form annotated models (AM). For the aspect of performance analysis, the conversion method from AM to stochastic reward nets (SRN) is given, and the software performance is evaluated by the SRN analysis method.
Rodríguez [19] proposed a software performance analysis tool based on Petri nets that can transform the software UML model and performance parameters into a Petri nets model and then evaluate the software performance by the Petri nets analysis method.
Norouzi and Harounabadi [20] put forward an executable software architecture model to analyze the performance of the software. By adding fuzzy parameters, such as response time and reliability parameters, to UML, software performance modeling was realized. For the aspect of performance analysis, the method of transformation from model to Colored Fuzzy Petri Nets (CFPN) was designed, and the software performance can be evaluated by the CFPN analysis method.
Reza and Chatterjee [21] proposed a mapping rule from Architecture Analysis and Design Language (AADL) to Petri Net Markup Language (PNML), which can be used to transform the embedded software performance model of ADDL into three types of Petri net models with the usage of the Petri net analysis method to achieve embedded software performance evaluation.
Farjaminejad et al. [22] proposed an architecture-level software performance model based on UML using case diagrams, activity diagrams and component diagrams and then gave a transformation method from UML to a hierarchical timed colored Petri Nets (HTCPN) model to achieve software architecture-level performance evaluation.
Walter et al. [23] proposed a new synchronous algorithm based on queuing Petri Nets (QPN), which can be used to analyze parallel discrete events and evaluate the performance of multicore software.
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Woodside et al. [24] proposed a transformation method from an embedded software model to a performance model based on the core scenario model (CSM). In this method, the software model is UML, the performance model is a labeled generalized stochastic Petri nets (LGSPN), and embedded software performance analysis can be achieved through this transformation.
According to the above research, it can be seen that the performance evaluation of software in the design stage is usually based on a model transformation from an architectural model (such as UML, AADL, etc.) to a performance model with performance semantic extensions. Then, the formal semantic transformation from the performance model into the corresponding random processes (e.g., SPN, QPN, etc.) will be carried out for performance analysis. Although the above methods have been applied in software performance evaluation, they also have some shortcomings in the performance evaluation of interrupt-driven embedded software. For example, because of the preemptive execution by priority, the execution time of ISRs with the highest-priority is deterministic, but the execution time of ISRs with other priority is nondeterministic. It is difficult for this problem to be effectively represented in the above methods, resulting in the inability to model the behavior of embedded software more accurately.
Different from the above method, EDSPN is designed for interrupt behavior modeling by semantic expansion of DSPN. Hence, it represents a formalized semantics for the construction of much more complex stochastic processes and is more suitable for interrupt behavior. In EDSPN model, there are four types of transitions: immediate transition, time transition, deterministic time transition and non-deterministic time transition, which can effectively model interrupt behavior such as random request, response according to priority, preemptive execution and so on. In addition, for the analysis of EDSPN model, we also present a calculation method for the upper-bound execution time of non-deterministic time transitions. Therefore, the performance model of embedded software based on EDSPN can be analyzed effectively. 
III. RELATED DEFINITIONS AND MODELING METHOD
.., t k } is the set of time transitions, in which the transitions have an average transition fire rate λ; T i = {t k+1 , ..., t m } is the set of immediate transitions, in which the transitions consume no time; T d = {t m+1 , ..., t n } is the set of deterministic time transitions, in which the transitions consume deterministic time; 3) F is the flow relation; 4) M 0 : S → N is the initial marking; 5) λ = {λ 1 , λ 2 , ..., λ m } is the set of average fire rates for time transition T t .
Definition 2 (EDSPN):
An EDSPN can be represented by a five-tuple < S, T ; F, M 0 , λ >, where: 1) S,W ,M 0 and λ have the same definitions as for a DSPN; 2) F is allowed to have the inhibitor arc, which is an arc only from a position to a transition; the original fire condition of the connected position of the inhibitor arc becomes the disabled condition, the original disabled condition becomes the fire condition, and no token is removed from the connected position when the connected transition is fired; 3) The transition set T is divided into four subsets T = T t ∪ T i ∪ T d ∩ T nd ; thereunto, T t , T i and T d have the same definitions as for a DSPN; T nd is the nondeterministic time transition, which can be interrupted by other transitions using an inhibitor arc, and has a non-deterministic time consumption; T d → α is the time function, where α → R + is the deterministic waiting time for
is also the time function, where β ∈ α + {+∞} is the non-deterministic waiting time for T nd firing.
Definition 3 (Non-Markovian Stochastic Petri Net):
If the SPN allows the transition time to be a continuous non-exponential distribution, the SPN is a non-Markovian stochastic Petri nets (NMSPN).
B. MODELING METHOD OF EMBEDDED SOFTWARE USING EDSPN
The embedded software needs to process the real-time interrupt requests from the system environment or other software, which have the following characteristic: (1) random requests: interrupt requests are triggered by the hardware environment or manual control, which have a certain randomness; (2) response according to priority: different interrupts have different priority, and when multiple interrupt sources simultaneously make an interrupt request, the CPU will service the highest-priority interrupt; (3) preemptive execution (interrupt nesting): if a high-priority interrupt request occurs while a low-priority interrupt is executing, the CPU will respond to the high-priority interrupt. After the highpriority interrupt process is finished, the CPU then returns to processing the low-priority interrupt.
The above interrupt characteristics will lead to uncertain behavior of embedded software, which is mainly reflected in the software execution time: (1) the execution time of the highest-priority interrupt is deterministic, because the highest-priority interrupt handler will not be disturbed by other interrupts, and the software design of the interrupt handler is fixed; and (2) the lower-bound execution time of other priority interrupts is deterministic, while the upperbound execution time is non-deterministic. Because these interrupt handlers can be interrupted by higher-priority interrupt requests, the upper-bound execution time is related to the firing frequency, the execution time of higher-priority interrupts and its own lower-bound execution time.
Because of the high real-time requirements of embedded software, the implementation of the non-deterministic 5180 VOLUME 5, 2017 execution time must be fully verified in the software design stage to ensure the credibility of embedded software. Table. 1, and the meaning of each transition is shown in Table. 2.
When embedded software is running, the main program is executed by the CPU to complete the specific transaction processing, and the time of transaction processing can be calculated. Once an interrupt request occurs, the CPU will suspend the execution of the main program and turn to handle the interrupt request. After the interrupt processing is complete, the CPU will return to the original program breakpoint to continue executing the main program; this process will consume CPU time. It can be seen that the CPU is the mutually exclusive resource for the main program and the interrupt handler. If there are too many interrupt requests, much of the running time of the CPU will be consumed by interrupt handling, which leads to the main program not being able to complete the transaction on time.
In addition, the CPU is also the mutually exclusive resource for different interrupt handlers because a high-priority interrupt request can suspend a low-priority interrupt execution, which will prevent the low-priority interrupt handler from finishing on time. Therefore, when using an EDSPN to model embedded software, it is necessary to effectively represent all types of programs and the mutually exclusive resources, such as the CPU. Moreover, it is also necessary to take full account of the interrupt handling process, which can be divided into four steps: 1) Interrupt request: It can be represented by time a transition T t , and the wait time before firing satisfies the exponential distribution with rate λ, which indicates the randomness of the interrupt request. 2) Interrupt response: It can be represented by an immediate transition T i , and this process can be considered to not consume any CPU computation time and be handled directly by the hardware; 3) Interrupt service: It can be represented by a deterministic time transition T d or non-deterministic time transition T nd . This process needs the interrupt handler to be executed on the CPU, and the code length of the interrupt handler is deterministic, so the service time is deterministic. However, the interrupt service allows nested execution, for example, a low-priority interrupt can be terminated by a high-priority interrupt, which means that the upper-bound execution time for a low-priority interrupt is non-deterministic, but it can be deduced. It is related to the lower-bound execution time of the low-priority interrupt, the execution time and firing frequency of the high-priority interrupt, etc. In addition, aiming to model the interrupt service according to the priority response, the inhibitor arc will be used. 4) Interrupt return: It can be represented by represented by an immediate transition T i , and this process can also be considered to not consume any CPU computing time and to be handled directly by the hardware.
C. CALCULATION METHOD FOR NON-DETERMINISTIC TIME
Due to EDSPN being a semantic expansion of DSPN via the addition of non-deterministic time transitions, we need to provide the calculation method of non-deterministic time for the follow-up model analysis. Theorem 1: For embedded software with n-level interrupt priority, the lowest-priority is 1 and the highestpriority is n, the execution time of each interrupt handler is [α i , β i ], the firing frequency is λ i , i ∈ [1, n], and then the upper-bound execution time of each interrupt handler is: Proof: 1) Because the highest-priority interrupt handler can not be terminated by other interrupts, the upper-bound execution time of the n-level priority interrupt is equal to the lower-bound execution time, that is, β n = α n ; 2) For the n − 1-level priority interrupt, there is:
Thereunto, n n indicates the number of times that the n-level priority interrupt fired during β n−1 ; 3) For the 1-level priority interrupt, there is:
where n i indicates the number of times that the i-level priority interrupt is fired during β 1 . The above formula is based on two characteristics of embedded software: (1) all interrupt requests can be executed completely during the period of β 1 ; and (2) interrupts that fire at the same time should be executed following the order of priority, and low-priority interrupt requests can not be discarded. Thus, the upper-bound execution time β 1 for the 1-level priority interrupt should be the sum of α 1 and execution time of all other levels of priority interrupts during β 1 .
IV. ANALYSIS METHOD OF EDSPN
There are deterministic time transitions and the nondeterministic time transition in EDSPN, so EDSPN is a type of NMSPN. At present, the analysis methods for NMSPN include: MRT [14] , [15] , supplementary variable analysis [25] , [26] , approximate performance analysis based on model decomposition and iteration [27] , etc. In this paper, we put forward an analysis method of EDSPN based on MRT.
The concept of MRT is to transform a non-Markov problem into a Markov problem. First, the vanishing state (the state that can fire immediate transitions) should be removed from the reachable graph of the EDSPN, forming a compressible reachable graph. Second, regenerative points should be selected at the time points of state changes in the compressible reachable graph, and then the embedded Markov chain (EMC) is formed because, at that moment, the system behavior has the memoryless property. Finally, the performance of the EDSPN model can be analyzed using the analysis method of Markov chains. In the process of analysis, the key issues include: the preemptive policy of transitions, the selection method of regeneration points, and the solution methods of steady-state probability.
A. THE PREEMPTIVE POLICY OF TRANSITIONS
For an EDSPN, the transitions T t , T d and T nd may meet the firing condition at the same time. Therefore, the preemptive strategy is necessary. Currently, there are three preemptive strategies in the NMSPN analysis technology: the preemptive repeat different (prd) strategy, preemptive resume (prs) strategy and preemptive repeat identical (pri) strategy. For the definition of EDSPN and the characteristics of embedded software to be analyzed, we design the following preemptive strategy:
1) Under a label M , if only T t exists in the firing transition set H , the prd strategy is adopted. This is due to the firing time of T t meeting the exponential distribution; once being preempted, the firing time needs to be resampling. In addition, the firing probability for each T t can be calculated by the following formula:
Thereunto, λ i is the average firing rate for T t . 2) Under a label M , if both T d and T nd exist in the firing transition set H , the prs strategy is adopted. Because the low-priority interrupt handler can be interrupted by a high-priority interrupt request, for embedded software, when a high-priority interrupt returns, the lowpriority interrupt handler needs to continue executing. Therefore, the prs policy should be used.
3) Under a label M , if T t , T d and T nd all exist in the firing
transition set H , we should use the following preemptive strategy:
• If T t is preempted, the prd strategy is adopted;
• If T d or T nd is preempted, the prs strategy is adopted.
Because of the EDSPN model in the embedded software, T t is used to represent the interrupt request, T d and T nd are used to represent the interrupt processing, and the firing of T t will not affect the execution time of T d and T nd .
B. SELECTION OF REGENERATION POINTS
According to queuing theory, the EDSPN model of embedded software belongs to the M/D/1 queuing system, in which the interrupt requests follow an exponential distribution with the memoryless property and the interrupt service follows a deterministic time or a non-deterministic time without the memoryless property. However, if we observe the system behavior at the time point when the interrupt service is completed, it will be entirely dependent on the distribution of interrupt requests, and the time point can be used as a reproduction point. Therefore, the EMC formed by the regeneration points can be used to approximately analyze the performance of the embedded software. We will give the specific analysis process in the following paragraph.
Definition 4 (Markov Update Processes):
Supposing the state space of a random process {Z t , t ≥ 0} is = {0, 1, 2, ...}, τ 0 < τ 1 < τ 2 < ... is the time point of the state transition in the random process {Z t , t ≥ 0}; thereunto, τ 0 = 0. Supposing X n is the state of a stochastic process at τ 0 , for all n ∈ and t ≥ 0, τ 0 = 0 and p{X n+1 , τ n+1 − τ n ≤ t|X 0 , ..., X n , τ 0 , ..., τ n } = p{X n+1 , τ n+1 − τ n ≤ t|X n } = p{X 1 , τ 1 ≤ t|X 0 )}, and then the random process {Z t , t ≥ 0} is a Markov regenerative process.
Definition 5 (Markov Regenerative Process):
For a random process {Z t , t ≥ 0}, if the Markov update process {(X n , τ n ), n ≥ 0} satisfies p{Z τ n +t = j|Z u , 0 ≤ u ≤ τ n , X n = i} = p{Z t = j|X 0 = i}, then the random process {Z t , t ≥ 0} is a Markov regenerative process (MRP).
Definition 6 (EMC):
Supposing Z = {Z t , t ≥ 0} denotes the random process of an EDSPN, Z t is the state at time t. The countable set of state spaces is sampled at the time point of the random process Z , and then the regeneration state sequence can be obtained, which is a countable set = {X n , n ≥ 0}( ∈ ) with the corresponding regeneration point τ n (τ 0 < τ 1 < τ 2 ...). Then, the random process {X n , τ n ≥ 0} constitutes an EMC, and the state transition probability of the EMC is:
According to definition 5, the random process {Z t , t ≥ 0} is an MRP, and the state transition probability of the MRP is:
Thereunto, E ij (t) = P{Z t = j, τ 1 > t|Z 0 = i} is the local kernel since it describes the random behavior of the marking {Z t , t ≥ 0} inside two consecutive regeneration time points. The above formula can be expressed in matrix form as follows:
Thereunto,
The solution of V (t) can be calculated by discrete approximation of the integral equation in the time domain or by the Laplace Transform [28] in the frequency domain. In addition, for the DSPN model, it can also be calculated by the Laplace Stieltjes Transform (LST) presented in [29] . The function transformation rule is:
In this case, the LST form of the state transition probability V (t) is:
C. STEADY-STATE PROBABILITY CALCULATION
The performance analysis of software depends on the steady-state probability of each state in the EMC, which can be calculated by the following formula:
Thereunto, π i = P(M i ) is the steady-state probability of the state M i , = (π 0 , π 1 , π 2 , ..., π n ) is the steady-state probability vector, and V is the transition probability matrix among states. The internal element V ij (i = j) is the probability of transition from M i to M j , and the element V ii in the diagonal of V is equal to the negative value of the sum of the transfer rates from the state M i . If M i cannot be transferred to M j , then V ij = 0. The steady-state probabilities of each state in EMC of EDSPN can be obtained by this method.
D. CASE ANALYSIS
We will explain the analysis methods of EDSPN using the example in Fig. 1 . First, the reachable graph of the EDSPN model should be constructed, which is shown in Fig. 2 that can be fired, so they are vanishing states and should be removed from the reachable graph. Then, the compressed reachable graph is formed as shown in Fig. 3 . The random process {Z t , t ≥ 0} is used to represent the state of the software at any time, and the value of Z t is consistent with the corresponding index: (1) Z t = 1 indicates that the main program is running on the CPU, and interrupt1 and interrupt2 do not have interrupt requests; (2) Z t = 2 indicates that interrupt1 has an interrupt request, and the CPU interrupts the main program and executes the handler of interrupt1; (3) Z t = 3 indicates that interrupt2 has an interrupt request, and the CPU interrupts the main program and executes the handler of interrupt2; (4) Z t = 4 indicates that the CPU executes the handler of interrupt2, and the handler of interrupt1 and the main program have been interrupted.
According to the selection rule of regeneration points, there are only time transitions that can be fired in M1, and therefore, M1 is the regeneration point and the states M2 and M3 from M1 are regeneration states. Moreover, there are time transitions and non-deterministic time transitions that can be fired in M2, so M2 is not the regeneration point. Similarly, M3 and M4 are also not the regeneration points. In summary, the state space of EMC is = {1, 2, 3}, and the one step transition probability matrix is:
Here, L 1 is the waiting time of T1, and it follows an exponential distribution with the average fired rate λ 1 ; L 5 is the waiting time of T5, and it follows an exponential distribution with the average fired rate λ 5 ; [α 3 , β 3 ] is the waiting time of T3, thereunto, α 3 is the waiting time of T3 that has not been interrupted and β 3 is the waiting time that has been interrupted; α 7 is the waiting time of T7 (T7 has the highest priority). In this case, K (t) can be calculated as follows:
For the compressed reachable graph in Fig. 3 , the form of matrix E(t) is:
E(t) can be calculated as follows:
After getting K (t) and E(t), the state transition probability matrix of EDSPN can be calculated by V (t) = E(t) + t 0 dK (u)V (t − u)(∀t ≥ 0) , and the system stable probability can be calculated by using V (t), which can evaluate the performance of embedded software.
V. EXPERIMENT ANALYSIS
Embedded software needs to process interrupt requests at any time, and it will take up a certain amount of CPU time. If the frequency of interrupt requests is too high, the execution time of the interrupt handler is too long, or the level number of interrupt priority is too much, all the above situations will consume a large amount of CPU time for interrupt handling and lead to high CPU usage and poor real-time performance.
In this experiment, we will discuss the impact of interrupt service on embedded software performance, including the usage of CPU and real-time performance. Through the experiment, we will find the main effect factors of performance for embedded software, which can provide the basis for CPU selection and interrupt design in software design stage.
We will use the EDSPN model of embedded software that has 4-level interrupt priority as the analytic object, which is shown in Fig. 4 . In this model, priority-4 is the highest priority, and priority-1 is the lowest priority. For model analysis, the prs strategy is adopted for the deterministic time transition T d and the non-deterministic time transition T nd , prd strategy is adopted for the time transition T t . The experiment is carried out on Intel i7-2640(2.80 GHz) CPU and 8GB RAM, using TimeNet 4.3 (http://www.tu-ilmenau.de/sse/timenet/), with 99% confidence interval and a maximum relative error of 5%.
A. USAGE OF CPU
The CPU usage discussed here refers to the ratio of CPU time consumed by the interrupt service:
M i belongs to the state set of interrupt service, and M j belongs to the state set of non-interrupt service. In the compressed reachable graph of the EDSPN model in Fig. 4 , M j is much less than M i ; therefore, it is convenient to use M j to calculate the usage of the CPU.
1) INFLUENCE OF THE INTERRUPT FIRING FREQUENCY ON THE USAGE OF CPU
In Fig. 4 , the EDSPN model has four interrupt sources using the time transitions T t to represent the random requests of interrupts. The firing time of T t follows the exponential distribution with the average frequency λ i . This experiment compares the changes of CPU usage, when λ i increases with an equal ratio (One frequency increases, the other three are set to 0.1) and the lower-bound execution time α i = 0.1s of interrupt service are same for all interrupts. The experimental results are shown in Fig. 5 , in which the horizontal axis represents the change of interrupt firing frequency λ i and the vertical axis represents the usage of the CPU.
It can be seen from Fig. 5 that the usage of the CPU increases with rising λ i , and the λ i of higher priority interrupts have a greater impact on the CPU usage. In addition, when the interrupt firing frequency λ i is high, the usage of the CPU will reach a high level. In this experiment, when λ i = 1, the usages of the CPU are all close to or more than 50%, which indicates that a large amount of CPU time is consumed for interrupt processing, and the execution of the main program will be affected. 
2) INFLUENCE OF LOWER-BOUND EXECUTION TIME OF INTERRUPT SERVICE ON THE USAGE OF CPU
The lower-bound execution time α i of the interrupt service is the execution time during which the interrupt handler is not interrupted by other high-level interrupts, and it is related to the design quality (code size, algorithm complexity, etc.) of the interrupt handler and the CPU speed. This experiment compares the changes of CPU usage, when α i increases with equal ratio (One execution time increases, the other three are set to 1s) and the interrupt firing frequency λ i = 0.1 are the same for all interrupts. The experiment results are shown in Fig. 6 , in which the horizontal axis represents the change of lower-bound execution time α i and the vertical axis represents the usage of the CPU.
It can be seen from Fig. 6 that the usage of the CPU increases with rising α i and that the α i of lower-priority interrupts has a greater impact on the CPU usage. In addition, when the lower-bound execution time α i is high, the usage of the CPU will reach a high level. In this experiment, when α i = 10s, the usages of CPU were all close to 70%, which indicates that a large number of CPU times are consumed for interrupt processing. Through this experiment, it can be seen that the design of the interrupt handler not only requires the correctness of function, but also requires the satisfiability of performance.
FIGURE 7.
Influence of CPU speed.
3) INFLUENCE OF CPU SPEED ON THE USAGE OF CPU
The CPU speed will directly affect the execution time of the interrupt handler. If one program runs on a faster CPU, its corresponding execution time will be shorter. Therefore, the CPU speed can be equally represented by the lower-bound execution time α i of interrupts, which means that when the CPU speed increases, α i will reduce simultaneously. This experiment compares the changes of the CPU usage, when the CPU speed increases with equal ratio, meanwhile, the interrupt firing frequency λ i = 0.1 is the same for all interrupts. The experiment results are shown in Fig. 7 , in which the horizontal axis represents the change of CPU speed (represented by α i ) and the vertical axis represents the usage of CPU.
It can be seen from Fig. 7 that the usage of the CPU decreases with rising CPU speed. This effect is more pronounced for multi-level interrupt systems, which means that, the more interrupt priorities are used in software design, the faster the usage of the CPU is decreased by increasing the CPU speed.
B. REAL-TIME PERFORMANCE
The main factor that affects the real-time performance of embedded software is the preemptive execution of different priority interrupts, which means that the low-priority interrupt handler can be interrupted by high-priority interrupts, such that it cannot be completed on time. This effect can be achieved by analyzing the average delay time of low-priority interrupts. The formula is as follow:
5186 VOLUME 5, 2017 Thereunto, T is the average delay time, N is the average number of token in position set S, which can be calculated by the following formula:
Here, u i is the average number of tokens in position s i , P[M (s i ) = j] is the steady probability of j tokens in place s i under any reachable marking M .
R is the sum of the transition marking flow rate, which can be calculated by the following formula:
Thereunto, R(t, s) is the transition marking flow rate, λ is the average firing rate of transition t, W (t, s) is weight function of arc, in our EDSPN model W (t, s) = 1, U (t) is the use ratio of transition, and it can be expressed as follow:
Here, P(M ) is the probability of the EDSPN in marking M which can be directly reached from the transition t. 
1) INFLUENCE OF INTERRUPT FIRING FREQUENCY ON REAL-TIME PERFORMANCE
This experiment compares the average delay time of the lowpriority interrupt when the firing frequency λ i of the high-priority interrupt increases with equal ratio and the lower-bound execution time of the interrupt service α i = 0.3 is unchanged. The experimental results are shown in Fig. 8 , in which the horizontal axis represents the firing frequency λ i of the highest-priority interrupt, and the vertical axis represents the average delay time of an other-priority interrupt.
It can be seen from Fig. 8 that the average delay time of the low-priority interrupt increases with the increase of the firing frequency λ i of the highest-priority interrupt, and the lowest-priority interrupt is affected more such that the growth trend is faster than the priority-2 and priority-3 interrupt. In addition, when the firing frequency λ i of the highest-priority interrupt is low, the average delay time of the three low-priority interrupts is close, but when λ i is high, the average delay time of the lowest-priority interrupt is much higher than the priority-2 and priority-3 interrupts. This experiment shows that the interrupt firing frequency has a great impact on the real-time performance of embedded software, and when the firing frequency is high, the embedded software has difficulty meeting it.
2) INFLUENCE OF THE LOWER-BOUND EXECUTION TIME OF THE INTERRUPT SERVICE ON THE REAL-TIME PERFORMANCE
This experiment compares the average delay time of the lowpriority interrupt when the lower-bound execution time α i increases with equal ratio and the firing frequency λ i = 0.1 is unchanged. The experiment results are shown in Fig. 9 , in which the horizontal axis represents the lower-bound execution time α i of the highest-priority interrupt service and the vertical axis represents the average delay time of an otherpriority interrupt for lower-bound execution time α i = 0.3s. It can be seen in Fig. 9 that the average delay time of lowpriority interrupts increases with the increase of execution time of the highest-priority interrupt, and the lowest-priority interrupt is affected more such that the growth trend is faster than priority-2 and priority-3 interrupts. This experiment shows that the lower-bound execution time α i of the interrupt service also has an impact on the real-time performance of embedded software.
3) INFLUENCE OF THE CPU SPEED ON THE REAL-TIME PERFORMANCE
This experiment compares the average delay time of the interrupt service when the CPU speed increases with equal ratio, and meanwhile, the lower-bound execution time α i of the interrupt is set to 0.3s, and the interrupt firing frequency λ i = 0.1 is unchanged. The experimental results are shown in Fig. 10 , in which the horizontal axis represents the change of CPU speed and the vertical axis represents the average delay time of the interrupt service.
It can be seen from Fig. 10 that, when the CPU speed increases, the average delay time of the interrupt service will be reduced. The average delay time of the priority-1 interrupt decreases faster than that of the priority-2 and the priority-3 interrupts, but the overall trend is close. This experiment shows that rising CPU speed can effectively reduce the average delay time of embedded software.
According to the above experiments, it can be seen that the interrupt process has a greater impact on the performance of embedded software. Therefore, in the software design state, it is necessary to take full account of interrupt factors to meet the performance requirements of embedded software.
VI. CONCLUSION
In this paper, we present a novel performance model for embedded software based on EDSPN, which can effectively model interrupt behaviors. Then, to analyze EDSPN, we provide the preemptive policy of transitions, the selection method of regeneration points and the calculation method of steady-state probability based on Markov regenerative theory. To improve the practicality of the analysis method, we give the calculation method of upper-bound execution time for non-deterministic time transitions, which follows the characteristics of interrupt handling. Finally, we analyze the impacts of interrupt handling on the performance of embedded software, including CPU usage and real-time performance. The experiment shows that the frequency of interrupt requests, the execution time of the interrupt handler, the level numbers of interrupt priority, and the CPU speed all have influence on the performance of embedded software. These conclusions will have some reference value for software design and CPU selection for embedded systems.
In the future work, we will study the performance evaluation methods which can dynamically adjust the interrupt indicators (such as unmasking/masking interrupts or changing interrupt priorities) at runtime. This will provide a more practical analysis of performance evaluation for specific embedded software. MINGCHU LI received the Ph.D. degree from the University of Toronto, Canada. He is currently a Professor with the School of Software Technology, Dalian University of Technology, China. His current research interests include applied mathematics, computer communications (networks), information systems (business informatics), and computer security and reliability. VOLUME 5, 2017 
